

# ELECTRONIC INFORMATION DISCLOSURE STATEMENT

Electronic Version v18

Stylesheet Version v18.0

Title of Invention	WIRING STRUCTURE FOR INTEGRATED CIRCUIT WITH REDUCED INTRALEVEL CAPACITANCE																						
Application Number :	10/709204																						
Confirmation Number:	3203																						
First Named Applicant:	Richard Wise																						
Attorney Docket Number:	FIS920030028us1																						
Art Unit:	2823																						
Examiner:	Julio Maldonado																						
Search string:	( 6661094 ).pn																						
<p><u>Certification:</u> This Information Disclosure Statement was submitted under the following conditions, which satisfies the requirement under 37 CFR 1.97(e). The filer certified:</p> <p>That each item of information contained in the information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement.</p>																							
<h2>US Patent Documents</h2> <p>Note: Applicant is not required to submit a paper copy of cited US Patent Documents</p> <table border="1"><thead><tr><th>init</th><th>Cite.No.</th><th>Patent No.</th><th>Date</th><th>Patentee</th><th>Kind</th><th>Class</th><th>Subclass</th></tr></thead><tbody><tr><td></td><td>1</td><td>6661094</td><td>2003-12-09</td><td>Morrow et al.</td><td></td><td></td><td></td></tr></tbody></table>								init	Cite.No.	Patent No.	Date	Patentee	Kind	Class	Subclass		1	6661094	2003-12-09	Morrow et al.			
init	Cite.No.	Patent No.	Date	Patentee	Kind	Class	Subclass																
	1	6661094	2003-12-09	Morrow et al.																			
<h2>Signature</h2> <table border="1"><tr><td>Examiner Name</td><td>Date</td></tr><tr><td></td><td></td></tr></table>								Examiner Name	Date														
Examiner Name	Date																						